التفاصيل البيبلوغرافية
| العنوان: |
A 1 GS/s 12-Bit Pipelined/SAR Hybrid ADC in 40 nm CMOS Technology |
| المؤلفون: |
Jianwen Li, Xuan Guo, Jian Luan, Danyu Wu, Lei Zhou, Nanxun Wu, Yinkun Huang, Hanbo Jia, Xuqiang Zheng, Jin Wu, Xinyu Liu |
| المصدر: |
Electronics; Volume 9; Issue 2; Pages: 375 |
| بيانات النشر: |
Multidisciplinary Digital Publishing Institute |
| سنة النشر: |
2020 |
| المجموعة: |
MDPI Open Access Publishing |
| مصطلحات موضوعية: |
analog-to-digital converter, pipeline, successive-approximation-register, input buffer, operational amplifier, adaptive power/ground, virtually-interleaved channels, offset and gain calibration |
| الوصف: |
A 1 GS/s 12-bit pipelined/successive-approximation-register (pipelined/SAR) hybrid analog-to-digital converter (ADC) is presented in this paper, where the five most significant bits are resolved by two cascading 2.5-bit multiplying digital-to-analog converters, and the eight least significant bits are determined by a two-channel time-interleaved successive-approximation-register (TI-SAR) quantizer. An integrated input buffer and an operational amplifier with improved voltage efficiency at 1.8 V are adopted to achieve high-linearity stably in wide band for 1 GS/s. By designing a 500 MS/s 8-bit SAR quantizer at 1 V, the number of required interleaved channels is minimized to simplify the complexity and an adaptive power/ground is used to compensate the common-mode mismatch between the blocks in different power supply voltages. The offset and gain mismatches due to the TI-SAR quantizer are compensated by a calibration scheme based on virtually-interleaved channels. This ADC is fabricated in a 40 nm complementary metal-oxide-semiconductor (CMOS) technology, and it achieves a signal-to-noise-and-distortion ratio (SNDR) of 58.2 dB and a spurious free dynamic range (SFDR) of 72 dB with a 69 MHz input tone. When the input frequency increases to 1814 MHz in the fourth Nyquist zone, it can maintain an SNDR of 55.3 dB and an SFDR of 64 dB. The differential and integral nonlinearities are −0.94/+0.85 least significant bit (LSB) and −3.4/+3.9 LSB, respectively. The core ADC consumes 94 mW, occupies an active area of 0.47 mm × 0.25 mm. The Walden figure of merit reaches 0.14 pJ/step with a Nyquist input. |
| نوع الوثيقة: |
text |
| وصف الملف: |
application/pdf |
| اللغة: |
English |
| Relation: |
Circuit and Signal Processing; https://dx.doi.org/10.3390/electronics9020375 |
| DOI: |
10.3390/electronics9020375 |
| الاتاحة: |
https://doi.org/10.3390/electronics9020375 |
| Rights: |
https://creativecommons.org/licenses/by/4.0/ |
| رقم الانضمام: |
edsbas.9548125C |
| قاعدة البيانات: |
BASE |