Academic Journal
Verifying the Correctness of FPGA Logic Synthesis Algorithms
| العنوان: | Verifying the Correctness of FPGA Logic Synthesis Algorithms |
|---|---|
| المؤلفون: | Boris Ratchev, Mike Hutton, Gregg Baeckler, Babette Van Antwerpen |
| المساهمون: | The Pennsylvania State University CiteSeerX Archives |
| المصدر: | http://courses.ece.ubc.ca/583/papers/46.pdf. |
| سنة النشر: | 2003 |
| المجموعة: | CiteSeerX |
| الوصف: | Though verification is significantly easier for FPGA-based digital systems than for ASIC or full-custom hardware, there are nonetheless many places for errors to occur. In this paper we discuss the verification problem for FPGAs and describe several methods for verifying end-to-end correctness of synthesis algorithms, a particularly complex portion of the CAD flow. Though the primary contribution of this paper is the analysis of the overall problem, we also give an algorithm for the automatic generation of test-vectors for simulation using information from the synthesis tool, and describe a second testing method that generates purposefully difficult designs in combination with input vectors to test them. We will show the validity of these methods by standard metrics such as simulation node-coverage and through the ability for the method to locate forced errors introduced by the synthesis tool. |
| نوع الوثيقة: | text |
| وصف الملف: | application/pdf |
| اللغة: | English |
| Relation: | http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.1044.6354; http://courses.ece.ubc.ca/583/papers/46.pdf |
| الاتاحة: | http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.1044.6354 http://courses.ece.ubc.ca/583/papers/46.pdf |
| Rights: | Metadata may be used without restrictions as long as the oai identifier remains attached to it. |
| رقم الانضمام: | edsbas.7E833513 |
| قاعدة البيانات: | BASE |
| الوصف غير متاح. |