التفاصيل البيبلوغرافية
| العنوان: |
Hybrid multiplier for GF(2 m ) defined by some irreducible trinomials. |
| المؤلفون: |
Choi, Y.J., Chang, K.-Y., Hong, D.W., Cho, H.S. |
| المصدر: |
Electronics Letters (Institution of Engineering & Technology); 7/8/2004, Vol. 40 Issue 14, p852-853, 2p |
| مصطلحات موضوعية: |
MULTIPLIERS (Mathematical analysis), TELECOMMUNICATION systems, ELECTRONIC systems, ELECTRONICS, DATA transmission systems, DIGITAL electronics |
| مستخلص: |
A trade-off between performance and area is important to design an efficient hardware structure for arithmetic operations in GF(2m). Proposed is a hybrid multiplier for GF(2m) with an irreducible trinomial, which can be constructed in variable structures depending on such a performance area trade-off. [ABSTRACT FROM AUTHOR] |
|
Copyright of Electronics Letters (Institution of Engineering & Technology) is the property of Institution of Engineering & Technology and its content may not be copied or emailed to multiple sites or posted to a listserv without the copyright holder's express written permission. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.) |
| قاعدة البيانات: |
Complementary Index |