يعرض 1 - 20 نتائج من 46 نتيجة بحث عن '"Jin, Gyo Young"', وقت الاستعلام: 0.54s تنقيح النتائج
  1. 1
    Academic Journal
    Low Temperature Characterization of PMOS-type Gate-all-around Silicon nanowire FETs as single-hole-transistors

    المؤلفون: Hong, Byung Hee, Hwang, Sung Woo, Lee, Yong Yoon, Son, Maeng Ho, Ahn, Doyeol, Cho, Keun Hwi, Yeo, Kyoung Hawn, Kim, Dong W., Jin, Gyo Young, Park, Dong Gun

    المساهمون: Hong, Byung Hee

    مصطلحات موضوعية: DOT, Gate all around, Silicon nanowire field effect transistor, Temperature dependence

    Relation: AIP Conference Proceedings, Vol.1399, pp.291-292; https://hdl.handle.net/10371/204655; 000301053000130; 2-s2.0-84862809585; 216830

    الاتاحة: https://hdl.handle.net/10371/204655
    https://doi.org/10.1063/1.3666368

    View record in BASE

    أضف إلى المفضلة
  2. 2
    Patent
    Methods of fabricating semiconductor devices having buried channel array
    View record in USPTO Patent Grants

    أضف إلى المفضلة
  3. 3
    Patent
    Semiconductor device
    View record in USPTO Patent Grants

    أضف إلى المفضلة
  4. 4
    Patent
    Semiconductor Devices Including Dual Gate Electrode Structures And Related Methods
    View record in USPTO Patent Applications

    أضف إلى المفضلة
  5. 5
    Patent
    Semiconductor device including contact plug and associated methods
    View record in USPTO Patent Grants

    أضف إلى المفضلة
  6. 6
    Patent
    SEMICONDUCTOR DEVICE HAVING VERTICAL CHANNEL TRANSISTOR AND METHODS OF FABRICATING THE SAME
    View record in USPTO Patent Applications

    أضف إلى المفضلة
  7. 7
    Patent
    Method of doping polysilicon layer that utilizes gate insulation layer to prevent diffusion of ion implanted impurities into underlying semiconductor substrate
    View record in USPTO Patent Grants

    أضف إلى المفضلة
  8. 8
    Patent
    Semiconductor device including contact plug and associated methods
    View record in USPTO Patent Applications

    أضف إلى المفضلة
  9. 9
    Patent
    Integrated circuit devices having uniform silicide junctions
    View record in USPTO Patent Grants

    أضف إلى المفضلة
  10. 10
    Patent
    Semiconductor device having shallow trench isolation structure comprising an upper trench and a lower trench including a void
    View record in USPTO Patent Grants

    أضف إلى المفضلة
  11. 11
    Patent
    Semiconductor memory devices having contact pads with silicide caps thereon
    View record in USPTO Patent Grants

    أضف إلى المفضلة
  12. 12
    Patent
    Semiconductor device and method of manufacturing the same
    View record in USPTO Patent Grants

    أضف إلى المفضلة
  13. 13
    Patent
    Integrated circuit devices having uniform silicide junctions
    View record in USPTO Patent Grants

    أضف إلى المفضلة
  14. 14
    Patent
    Methods of forming integrated circuit devices including a multi-layer poly film cell pad contact hole
    View record in USPTO Patent Grants

    أضف إلى المفضلة
  15. 15
    Patent
    Method of manufacturing a semiconductor device having a switching function
    View record in USPTO Patent Grants

    أضف إلى المفضلة
  16. 16
    Patent
    Double gate field effect transistor and method of manufacturing the same
    View record in USPTO Patent Grants

    أضف إلى المفضلة
  17. 17
    Patent
    Method of manufacturing a transistor
    View record in USPTO Patent Grants

    أضف إلى المفضلة
  18. 18
    Patent
    METHOD OF FABRICATING TRANSISTOR OF DRAM SEMICONDUCTOR DEVICE
    View record in USPTO Patent Applications

    أضف إلى المفضلة
  19. 19
    Patent
    SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
    View record in USPTO Patent Applications

    أضف إلى المفضلة
  20. 20
    Patent
    Semiconductor memory devices having contact pads with silicide caps thereon
    View record in USPTO Patent Applications

    أضف إلى المفضلة
أدوات البحث: أحصل على تغذية RSS – أرسل هذا البحث بالبريد الإلكتروني – حفظ البحث – جدول التنبيهات: لا شيء