يعرض 1 - 20 نتائج من 190 نتيجة بحث عن '"CMOS memory circuits"', وقت الاستعلام: 0.62s تنقيح النتائج
  1. 1
    Academic Journal
  2. 2
    Academic Journal
  3. 3
    Academic Journal

    المصدر: IEEE Transactions on Applied Superconductivity. Jun2017 Part 1, Vol. 27 Issue 4, Part 1, p1-4. 4p.

  4. 4
    Periodical

    المصدر: IEEE Transactions on Circuits & Systems. Part I: Regular Papers. Dec2018, Vol. 65 Issue 12, p4219-4232. 14p.

  5. 5
    Academic Journal
  6. 6
    Academic Journal
  7. 7
    Academic Journal
  8. 8
    Periodical

    المؤلفون: Liu, Lianxi1, Mu, Junchao2, Zhu, Zhangming1

    المصدر: IEEE Transactions on Circuits & Systems. Part I: Regular Papers. Jan2018, Vol. 65 Issue 1, p95-106. 12p.

    مصطلحات موضوعية: CMOS memory circuits, THRESHOLD voltage, CAPACITORS

  9. 9
    Academic Journal
  10. 10
    Academic Journal
  11. 11
    Academic Journal

    المصدر: IEEE Transactions on Computer-Aided Design of Integrated Circuits & Systems. Aug2014, Vol. 33 Issue 8, p1231-1244. 14p.

  12. 12
    Academic Journal
  13. 13
    Periodical

    المؤلفون: Wang, Sen1, Lin, Wen-Jie1

    المصدر: IEEE Transactions on Circuits & Systems. Part I: Regular Papers. Oct2014, Vol. 61 Issue 10, p2999-3006. 8p.

  14. 14
  15. 15
    Academic Journal

    المؤلفون: Sánchez, Daniel1 dsanchez@ditec.um.es, Cebrián, Juan1 jcebrian@ditec.um.es, García, José1 jmgarcia@ditec.um.es, Aragón, Juan1 jlaragon@ditec.um.es

    المصدر: Distributed Computing. Apr2015, Vol. 28 Issue 2, p75-90. 16p.

  16. 16
    Academic Journal

    المصدر: IEEE Transactions on Circuits and Systems I-Regular Papers. 53(12)

    وصف الملف: application/pdf

  17. 17
    Academic Journal
  18. 18
    Conference

    المساهمون: Commissariat à l'énergie atomique et aux énergies alternatives - Laboratoire d'Electronique et de Technologie de l'Information (CEA-LETI), Direction de Recherche Technologique (CEA) (DRT (CEA)), Commissariat à l'énergie atomique et aux énergies alternatives (CEA)-Commissariat à l'énergie atomique et aux énergies alternatives (CEA), Laboratoire d'Intégration des Systèmes et des Technologies (LIST (CEA)), ANR-19-P3IA-0003,MIAI,MIAI @ Grenoble Alpes(2019), European Project: 687299,H2020,H2020-ICT-2015,NeuRAM3(2016)

    المصدر: 2019 IEEE International Electron Devices Meeting (IEDM)
    https://hal.univ-grenoble-alpes.fr/hal-03356354
    2019 IEEE International Electron Devices Meeting (IEDM), Dec 2019, San Francisco, United States. pp.14.3.1-14.3.4, ⟨10.1109/IEDM19573.2019.8993431⟩

    جغرافية الموضوع: San Francisco, United States

    Relation: info:eu-repo/grantAgreement//687299/EU/NEUral computing aRchitectures in Advanced Monolithic 3D-VLSI nano-technologies/NeuRAM3; hal-03356354; https://hal.univ-grenoble-alpes.fr/hal-03356354

  19. 19
    Academic Journal

    المؤلفون: Tajima, Masato

    المصدر: IEEE Transactions on Information Theory; May2019, Vol. 65 Issue 5, p2704-2722, 19p

  20. 20
    Academic Journal