يعرض 1 - 20 نتائج من 34 نتيجة بحث عن '"Auto-Vectorization"', وقت الاستعلام: 0.44s تنقيح النتائج
  1. 1
    Academic Journal
  2. 2
    Dissertation/ Thesis
  3. 3

    المؤلفون: Brank, Bine, Pleiter, Dirk

    المصدر: 2022 IEEE INTERNATIONAL CONFERENCE ON CLUSTER COMPUTING (CLUSTER 2022) IEEE International Conference on Cluster Computing. :556-562

    مصطلحات موضوعية: ISA, auto-vectorization, Arm, SVE

    وصف الملف: print

  4. 4
    Dissertation/ Thesis
  5. 5
    Academic Journal

    المؤلفون: Prystavka, P. O., Shevchenko, A. K.

    المصدر: Актуальні проблеми автоматизації та інформаційних технологій; Том 20 (2016) ; Актуальные проблемы автоматизации и инфорационных технологий; Том 20 (2016) ; Actual problems of automation and information technology; Том 20 (2016) ; 2313-5301 ; 2312-119X ; 10.15421/43162001

    وصف الملف: application/pdf

  6. 6
    Academic Journal

    المساهمون: Cococcioni, M., Rossi, F., Ruffaldi, E., Saponara, S.

    وصف الملف: ELETTRONICO

    Relation: info:eu-repo/semantics/altIdentifier/wos/WOS:000533829300001; volume:17; issue:3; firstpage:759; lastpage:771; numberofpages:13; journal:JOURNAL OF REAL-TIME IMAGE PROCESSING; info:eu-repo/grantAgreement/EC/H2020/826647; https://hdl.handle.net/11568/1061292

  7. 7

    المصدر: CC
    Rocha, R C O, Porpodas, V, Petoumenos, P, Góes, L F W, Wang, Z, Cole, M & Leather, H 2019, Vectorization-Aware Loop Unrolling with Seed Forwarding . in Proceedings of the ACM SIGPLAN 2020 International Conference on Compiler Construction .
    Rocha, R R, Porpodas, V, Petoumenos, P, Goes, L F W, Wang, Z, Cole, M & Leather, H 2020, Vectorization-Aware Loop Unrolling with Seed Forwarding . in CC 2020: Proceedings of the 29th International Conference on Compiler Construction . Association for Computing Machinery (ACM), pp. 1-13, ACM SIGPLAN 2020 International Conference on Compiler Construction, San Diego, United States, 22/02/20 . https://doi.org/10.1145/3377555.3377890

    وصف الملف: application/pdf

  8. 8
    Dissertation/ Thesis
  9. 9
    Conference

    المؤلفون: Faessel, Matthieu, Bilodeau, Michel

    المساهمون: Centre de Morphologie Mathématique (CMM), Mines Paris - PSL (École nationale supérieure des mines de Paris), Université Paris Sciences et Lettres (PSL)-Université Paris Sciences et Lettres (PSL)

    المصدر: Séminaire Performance et Généricité, LRDE ; https://minesparis-psl.hal.science/hal-00836117 ; Séminaire Performance et Généricité, LRDE, Mar 2013, Villejuif, France

    جغرافية الموضوع: Villejuif, France

  10. 10
    Dissertation/ Thesis
  11. 11
    Dissertation/ Thesis

    المؤلفون: Albert, Frank Curtis

    Thesis Advisors: Electrical and Computer Engineering, Ravindran, Binoy, Broadwater, Robert P., Wang, Chao

    مصطلحات موضوعية: Auto-Vectorization, Aparapi, Java, GPGPU Computing, SIMD, Parallelism, Threaded

    وصف الملف: ETD; application/pdf

  12. 12

    المؤلفون: Matthieu Faessel, Michel Bilodeau

    المساهمون: Centre de Morphologie Mathématique (CMM), MINES ParisTech - École nationale supérieure des mines de Paris, Université Paris sciences et lettres (PSL)-Université Paris sciences et lettres (PSL)

    المصدر: Séminaire Performance et Généricité, LRDE
    Séminaire Performance et Généricité, LRDE, Mar 2013, Villejuif, France
    HAL

  13. 13
    Dissertation/ Thesis

    المؤلفون: Šnobl, Pavel

    المساهمون: Masařík, Karel, Hynek, Jiří

    مصطلحات موضوعية: SIMD, LLVM, Codix, CodAL, autovektorizace, Auto-Vectorization

    وصف الملف: application/pdf; text/html

    Relation: ŠNOBL, P. Podpora SIMD instrukcí v překladači LLVM [online]. Brno: Vysoké učení technické v Brně. Fakulta informačních technologií. 2014.; 79689; http://hdl.handle.net/11012/56572

  14. 14
    Dissertation/ Thesis

    المؤلفون: Šnobl, Pavel

    المساهمون: Masařík, Karel, Hynek, Jiří

    المصدر: ŠNOBL, P. Podpora SIMD instrukcí v překladači LLVM [online]. Brno: Vysoké učení technické v Brně. Fakulta informačních technologií. 2014.

    مصطلحات موضوعية: SIMD, LLVM, Codix, CodAL, autovektorizace, Auto-Vectorization

    وصف الملف: text/html

  15. 15
    Dissertation/ Thesis
  16. 16

    المؤلفون: 關啟邦, Ci-Bang Kuan

    المساهمون: 李政崑, Jenq-Kuen Lee

    Time: 2

    وصف الملف: 155 bytes; text/html

    Relation: [1] ISO/IEC, MPEG-1, MPEG-2, MPEG-4 ASP, MPEG-4/AVC, ISO/IEC. [Online]. Available: http://www.standardsinfo.net/isoiec/index.html [2] I. T. Union, ITU-T H.261, H.262, H.263, H.264, International Telecommunication Union. [Online]. Available: http://www.itu.int/net/home/index.aspx [3] An Efficient VLIW DSP Architecture for Baseband Processing., vol. Proceedings of the 21th International Conference on Computer Design, 2003. [4] D. C.-W. Chang, C.-W. Jen, I.-T. Liao, J.-K. Lee, W.-F. Chen, and S.-Y. Tseng, “Pac dsp core and application processors,” Proceedings of International Conference on Multimedia and Expo, July 2006. [5] D. Chang and M. Baron, “Taiwan’s roadmap to leadership in design. microprocessor report, in-stat/mdr,” Tech. Rep., Dec. 2004. [Online]. Available: http://www.mdronline.com/mpr/archive/mpr 2004.html [6] Computer Architecture: A Unified Processor Architecture for RISC & VLIW DSP., vol. Proceedings of the 15th ACM Great Lakes symposium on VLSI, April 2005. [7] R. Allen and K. Kennedy, “Automatic translation of FORTRAN programs to vector form,” ACM Transactions on Programming Languages and Systems, vol. 9, no. 4, pp. 491–542, 1987. [8] D. Padua and M.Wolfe, “Advanced compiler optimizations for supercomputers,” Communications of the ACM, vol. 29, no. 12, pp. 1184–1201, 1986. [9] A. Strey and M. Bange, “Performance analysis of Intels MMX and SSE: A case study,” Lecture Notes in Computer Science, vol. 2150, pp. 142–147, 2001. [10] S. Oberman, G. Favor, F. Weber, A. Inc, and C. Sunnyvale, “AMD 3DNow! technology: architecture and implementations,” Micro, IEEE, vol. 19, no. 2, pp. 37–48, 1999. [11] R. Lee, “Subword parallelism with MAX-2,” Micro, IEEE, vol. 16, no. 4, pp. 51–59, 1996. [12] K. Scott and J. Davidson, “Exploring the Limits of Sub-word Level Parallelism,” Proceedings of the 2000 International Conference on Parallel Architectures and Compilation Techniques, p. 81, 2000. [13] R. Sernec, M. Zajc, and J. Tasic, “The evolution of DSP architectures: towards parallelism exploitation,” Electrotechnical Conference, 2000. MELECON 2000. 10th Mediterranean, vol. 2, 2000. [14] E. Brigham, The Fast Fourier Transform and Its Applications. Prentice-Hall, Inc. Upper Saddle River, NJ, USA, 1988. [15] S. Larsen and S. Amarasinghe, “Exploiting superword level parallelism with multimedia instruction sets,” Proceedings of the ACM SIGPLAN 2000 conference on Programming language design and implementation, pp. 145–156, 2000. [16] G. Ren, P. Wu, and D. Padua, “A Preliminary Study on the Vectorization of Multimedia Applications for Multimedia Extensions,” 16th International Workshop of Languages and Compilers for Parallel Computing, 2003. [17] ——, “An Empirical Study On the Vectorization of Multimedia Applications for Multimedia Extensions,” Urbana, vol. 51, p. 61801, 2005. [18] ISO/IEC, Programming Language - C - Extensinos to Support Embedded Processors, ISO/IEC, 2006. [Online]. Available: http://www.openstd. org/jtc1/sc22/wg14/ [19] C. Chen, C. Tang, Y. Lin, and J. Lee, “ORC2DSP: Compiler Infrastructure Supports for VLIW DSP Processors,” Proceedings of 2005 IEEE International Symposium on VLSI Design, Automation, and Test, pp. 224–227, 2005. [20] C. Lee, J. Lee, T. Hwang, and S. Tsai, “Compiler optimization on VLIW instruction scheduling for low power,” ACM Transactions on Design Automation of Electronic Systems (TODAES), vol. 8, no. 2, pp. 252–268, 2003. [21] Y. Lin, C. Tang, C. Wu, M. Hung, Y. You, Y. Moo, S. Chen, and J. Lee, “Compiler Supports and Optimizations for PAC VLIW DSP Processors,” Proceedings of the 18th International Workshop on Languages and Compilers for Parallel Computing, 2005. [22] Y. Lin, Y. You, and J. Lee, “Register Allocation for VLIW DSP Processors with Irregular Register Files,” Proceedings of Compilers for Parallel Computers, 2006. [23] Y.-C. Lin, Y.-P. You, C.-J. Wu, B.-S. Hsu, C.-L. Tang, S.-Y. Chen, and Y.-C. Mo, “Pac dsp software development suite,” SoC Technical Journal, vol. 2, pp. 22–35, 2005. [24] C. Wu, K. Hsieh, Y. Lin, C. Wu, W. Shih, S. Chen, C. Chen, C. Huang, Y. You, and J. Lee, “Integrating Compiler and System Toolkit Flow for Embedded VLIW DSP Processors,” Proceedings of the 12th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, pp. 215–222, 2006. [25] O. R. Compiler, Open Research Compiler, Open Research Compiler. [Online]. Available: http://ipf-orc.sourceforge.net/ [26] S. G. Inc., MIPSpro Compiler, Silicon Graphic Inc. [Online]. Available: http://www.sgi.com/products/software/irix/tools/mipspro.html [27] P. Inc., Ekopath Compiler, Pathscale Inc. [Online]. Available: http://www.pathscale.com/ekopath.html; http://nthur.lib.nthu.edu.tw/dspace/handle/987654321/35841

  17. 17
    Electronic Resource
  18. 18
    Electronic Resource
  19. 19
    Electronic Resource
  20. 20
    Electronic Resource